## Design and Analysis of Front-End Electronics for CMOS Pixel Detectors

Thesis submitted in partial fulfillment of the requirements for the degree of

### **DOCTOR OF PHILOSOPHY**

by

#### **Indu Yadav**

Enrollment No. D14030

Supervisor

Dr. Hitesh Shrimali



# SCHOOL OF COMPUTING AND ELECTRICAL ENGINEERING INDIAN INSTITUTE OF TECHNOLOGY MANDI

May 2020

**Declaration by the Research Scholar** 

I hereby declare that the entire work embodied in this thesis entitled "Design and

Analysis of Front-End Electronics for CMOS Pixel Detectors" is the result of investi-

gations carried out by me in the School of Computing and Electrical Engineering, Indian

Institute of Technology Mandi, Mandi, Himachal Pradesh, India, under the supervision of

Dr. Hitesh Shrimali, Associate Professor, School of Computing and Electrical Engineering,

Indian Institute of Technology Mandi, Mandi, Himachal Pradesh, India.

I also declare that it has not been submitted elsewhere for the award of any degree or

diploma. In keeping with general practice, due acknowledgments have been made wherever

the work described is based on the findings of other investigators. Any omissions that might

have occurred due to oversight or error in judgement are regretted.

Ms. Indu Yadav

Date:

Enrollment No. D14030

Place: IIT Mandi,

School of Computing and Electrical Engineering,

Himachal Pradesh, India

Indian Institute of Technology Mandi,

Mandi, Himachal Pradesh, India - 175075.

**Declaration by the Research Advisor** 

It is certified that the entire work in this thesis entitled "Design and Analysis of Front-

End Electronics for CMOS Pixel Detectors" has been carried out by Ms. Indu Yadav,

Enrollment No. D14030, under my supervision and guidance for the degree of Doctor of

Philosophy in the School of Computing and Electrical Engineering, Indian Institute of Tech-

nology Mandi, Mandi, Himachal Pradesh, India.

To the best of my knowledge and belief, present thesis completed by Ms. Indu Yadav

fulfils the requirements of the Ph.D. ordinance of the Indian Institute of Technology Mandi,

Mandi, Himachal Pradesh, India. It contains original work of the candidate and no part of it

has been submitted elsewhere for any degree or diploma.

Dr. Hitesh Shrimali

Date:

Associate Professor

Place: IIT Mandi,

School of Computing and Electrical Engineering,

Himachal Pradesh, India

Indian Institute of Technology Mandi,

Mandi, Himachal Pradesh, India - 175075.

### Acknowledgments

No person is an island. He/She expects assistance for further growth from people placed in the album of his/her life. I am not an exception in the journey of accomplishing my research project. My research work is not the result of my lone self. Right from the beginning of my present research work, various people have constantly guided and supported me. I thank them all and some of them need special mention at this juncture.

At the outset, I thank with immense gratitude my supervisor Dr. Hitesh Shrimali. He has been a steady influence throughout my Ph.D. work. His ability to select and approach compelling research problems and hard work set an example. Apart from correcting my thesis, research papers with patience and making insightful suggestions; he inculcated in me the attitude of being a researcher and professional. His guidance and support will always be a part of my fond memories.

I feel a deep sense of gratitude for Dr. Satinder Kumar Sharma, Dr. Kunal Ghosh, Dr. Muslim Malik, Dr. Bharat Singh Rajpurohit and Dr. Anil Kumar Sao for their help and cooperation. I express special thanks to staff members of SCEE, IIT Mandi for their readiness to help always in official works. I am greatly thankful to IIT Mandi as an institution for providing well equipped research labs and infrastructure.

I would like to extend thanks to Prof. Attilio Andreazza and Prof. Valentino Liberali from INFN Milan, Italy for their valuable feedback and expert comments on my research work. Their constructive discussions and suggestions have benefitted the outcomes of this research a lot. I would also like to thank Mr. Ettore Ruscino from INFN Genova, other members of INFN Group V, and Er. Emmanuelle Brenna from STMicroelectronics, Milan. I am thankful to Prof. Shouri Chatterjee of IIT Delhi for providing access to test facilities and valuable expert comments during the chip testing.

I am, in no less measure, indebted to my dear grandmother, father Mr. Ramesh Kumar, mother Mrs. Lalita Yadav, uncle Mr. Sunil Kumar, sister Dr. Rinu and brother Mr. Sourabh Yadav and whole family who stood all along with me and provided every kind of support.

I am beholden to express heartily thanks to my friend Mr. Ashish Joshi who provided various critical insights and great motivation for completing this research work. I thank him for supporting me throughout my research tenure. I am also greatly thankful to my friends Mr. Dinesh Kumar and Ms. Shivani Sharma for their constant care. I heartily pay gratitude to Dr. Manoj Kumar who guided me like an elder brother at various steps of my career and research work. Contributions of Dr. Robin Khosla, Mr. Sumit Choudhary, Mr. Mohd. Ghulam Moinuddin, Dr. Mahesh Soni and Mr. Vijender Sharma in various manners are acknowledged.

In the end, I bow to Almighty for His blessings and taking my endeavor to its successful culmination.

Indu Yaday

#### **Abstract**

With the development in semiconductor industry, silicon pixel detectors have become an important class of sensing devices for imaging applications. In the present era, these detectors cover a broad spectrum of applications viz. photo cameras, bio-medical imaging, X-ray astronomy, space science, radar imaging, and automotive industry. Modern day semiconductor technologies can offer peculiar features to ameliorate the functionality of such systems provided that the foundries allow modifications in the process. High-voltage highresistive (HV-HR) multi-well process is one of the examples which may benefit the charge collection properties and fill factor percentage. Generally, achieving 100 % fill factor while hosting the signal processing circuitry in a sensor diode, may lead to having noise in terms of fluctuations at the n-well substrate of pMOS transistors. Moreover, the coupling between the pixels via interpixel capacitances introduces crosstalk and may influence the signal charge of the pixel. Therefore, this thesis presents theory, design, implementation, and analysis of a pixel detector with 100 % fill factor. For this, the triple-well STMicroelectronics' BCD8 160 nm technology is used first time as a chosen process foundry to demonstrate the concept and validation of the analysis. The signal processing circuitry consists of a charge sensitive amplifier (CSA), a shaper and a comparator with a cross-corner PVT independent threshold tuning circuit. In this chain of blocks, the CSA is a principal block that defines the performance of the analog front-end. The design of the CSA might be prone to fabrication process variations. Hence, an on-chip corner control circuit is proposed and implemented to obtain the process independent functionality. The interpixel crosstalk becomes significant due to small distance between the pixels in modern detector arrays. The performance of the pixel detectors is also affected by its presence along with the electronic noise. The design process can be optimised and expedited if the noise and crosstalk models for these effects are available. Therefore, the analytical expressions for noise and crosstalk voltages in the analog front-end of pixel detectors are focussed in this research work. Firstly, the noise and crosstalk models are developed for the front-end which has a conventional CSA architecture. Nevertheless, it is observed that the conventional CSA has a limitation with respect to noise. The zero-pole modulation-demodulation with a pulsed reset mechanism is a technique for noise reduction in low rate applications. On the contrary, a continuous reset feedback

network is a viable solution for high rate applications. In this work, the continuous reset zero-pole transformation CSA (ZPT-CSA) has been analysed and a complete transfer function is derived for this CSA. A comparative study is carried out to support the effectiveness of the continuous reset ZPT-CSA over the conventional CSA, in noise reduction. The noise models are also developed for the front-end with the continuous reset ZPT-CSA architecture. The measurement results and circuit simulations are demonstrated to verify the noise and crosstalk models of front-ends with the conventional and the ZPT-CSA, respectively. The designed chip with the conventional CSA architecture is taped-out and characterised using the transient and the noise measurement results. The comparison of noise models with their respective measurement and simulation results show good agreement with each other. Therefore, these noise models can be used for an efficient pixel detector design for the required noise specifications.

**Keywords**: Pixel detectors, front-end electronics, electronic noise, interpixel crosstalk, crosstalk modeling and triple-well process.

### **Contents**

| ΑJ | ostrac  | t e e e e e e e e e e e e e e e e e e e                             | j    |
|----|---------|---|------|
| Li | st of l | igures  | vii  |
| Li | st of [ | ables   | xi   |
| Al | obrev   | ations  | xiii |
| 1  | Intr    | oduction  | 1    |
|    | 1.1     | Semiconductor Pixel Detectors                                       | 2    |
|    |         | 1.1.1 Ionisation and Signal Formation                               | 3    |
|    |         | 1.1.2 Types of the Pixel Detectors                                  | 5    |
|    | 1.2     | Noise in Electronic Circuits  | 8    |
|    |         | 1.2.1 Thermal Noise   | 9    |
|    |         | 1.2.2 Flicker Noise   | 9    |
|    |         | 1.2.3 Shot Noise  | 10   |
|    | 1.3     | Interpixel Crosstalk  | 10   |
|    | 1.4     | Motivation and Thesis Contribution                                  | 11   |
|    | 1.5     | Thesis Organisation   | 14   |
| 2  | Inte    | grated Circuit Design: Pixel Detector in Triple-Well BCD Technology | 17   |
|    | 2.1     | The Triple-Well Process   | 17   |
|    | 2.2     | The Signal Processing Circuitry                                     | 19   |
|    |         | 2.2.1 The Charge Sensitive Amplifier (CSA) and the Shaper           | 20   |
|    |         | 2.2.2 The Threshold Tuning Circuit                                  | 27   |

|   |                                 | 2.2.3 The Comparator Circuit  | 30  |
|---|---------------------------------|---|---|
|   |                                 | 2.2.4 The Reference Current Generator   | 31  |
|   | 2.3                             | Simulation Environment and Results of the Unit Pixel  | 33  |
|   |                                 | 2.3.1 The Simulation Environment to Emulate the Particle Hit  | 34  |
|   |                                 | 2.3.2 Transient Simulation Results of the Complete Pixel  | 35  |
|   | 2.4                             | Summary   | 36  |
|   | 2.5                             | Related Publications  | 38  |
| 3 | Nois                            | se and Crosstalk Analyses of the Pixel Detector with a Conventional CSA   | 39  |
|   | 3.1                             | The Analog Front-end Electronics  | 40  |
|   | 3.2                             | Noise Analysis of Unit Pixel  | 42  |
|   | 3.3                             | Crosstalk Between Pixels in Pixel Array   | 48  |
|   | 3.4                             | The Simulation Results and Model Validation   | 51  |
|   | 3.5                             | Summary   | 54  |
|   | 3.6                             | Related Publications  | 54  |
|   |                                 |   |   |
| 4 | Ana                             | lysis of the Pixel Detector with a Zero-Pole Transformation CSA   | 55  |
| 4 | <b>Ana</b><br>4.1               | lysis of the Pixel Detector with a Zero-Pole Transformation CSA  The Zero-Pole Transformation CSA   | <b>55</b> 55  |
| 4 |                                 |   |   |
| 4 | 4.1                             | The Zero-Pole Transformation CSA  | 55  |
| 4 | 4.1<br>4.2                      | The Zero-Pole Transformation CSA  | 55<br>57  |
| 4 | 4.1<br>4.2<br>4.3               | The Zero-Pole Transformation CSA  | 55<br>57<br>60  |
| 4 | 4.1<br>4.2<br>4.3<br>4.4        | The Zero-Pole Transformation CSA  | <ul><li>55</li><li>57</li><li>60</li><li>68</li></ul> |
| 4 | 4.1<br>4.2<br>4.3<br>4.4        | The Zero-Pole Transformation CSA  | <ul><li>55</li><li>57</li><li>60</li><li>68</li></ul> |
| 4 | 4.1<br>4.2<br>4.3<br>4.4        | The Zero-Pole Transformation CSA  | 55<br>57<br>60<br>68<br>69                            |
| 4 | 4.1<br>4.2<br>4.3<br>4.4        | The Zero-Pole Transformation CSA  | 55<br>57<br>60<br>68<br>69                            |
| 4 | 4.1<br>4.2<br>4.3<br>4.4<br>4.5 | The Zero-Pole Transformation CSA  | 55<br>57<br>60<br>68<br>69<br>70<br>71                |
| 4 | 4.1<br>4.2<br>4.3<br>4.4<br>4.5 | The Zero-Pole Transformation CSA  | 55<br>57<br>60<br>68<br>69<br>70<br>71<br>74          |
|   | 4.1<br>4.2<br>4.3<br>4.4<br>4.5 | The Zero-Pole Transformation CSA  Model of the Continuous Reset Zero-Pole Transformation CSA  Noise Analysis of Unit Pixel with the ZPT-CSA  Crosstalk Between Pixels and Equivalent Noise Charge  The Simulation Results  4.5.1 Circuit Simulations: Comparison for Pixels with ZPT and Conventional CSA  4.5.2 Validation of Model for a Pixel with ZPT-CSA  Summary  Related Publication | 55<br>57<br>60<br>68<br>69<br>70<br>71<br>74<br>75    |

|   |     | 5.2.1            | The Transient Response                   | 82       |
|---|-----|------------------|--|----------|
|   |     | 5.2.2            | The Noise and the Crosstalk Measurements | 82       |
|   | 5.3 | Summ             | ary                                      | 84       |
|   | 5.4 | Relate           | d Publications                           | 84       |
|   |     |                  |  |          |
| 6 | Con | clusion          | s and Future Scope                       | 85       |
| _ |     | clusion<br>raphy | s and Future Scope                       | 85<br>87 |