

High- κ TiO_xN_y based MFIS Structure for Next Generation FeRAM Applications

A Thesis

Submitted by

Deepak Kumar Sharma (S12027)

For the award of the degree

of

MASTER OF SCIENCE

(By RESEARCH)



School of Computing and Electrical Engineering

Indian Institute of Technology, Mandi

May 2015

*To my Family
and
To the Calmness of Himachal*

Declaration

I hereby declare that the entire work reported in this thesis is the result of investigations carried out by me in School of Computing and Electrical Engineering (SCEE), Indian Institute of Technology (IIT), Mandi H.P under the supervision of Dr. Satinder Kumar Sharma. The contents of this Thesis, in full or in parts, have not been submitted to any other institute or university for the award of any Degree or Diploma.

IIT Mandi, Himachal Pradesh,

India

Date:

Deepak Kumar Sharma

THESIS CERTIFICATE

This is to certify that the thesis titled “**High- κ TiO_xN_y based MFIS Structure for Next Generation FeRAM Applications**”, submitted by **Deepak Kumar Sharma**, to the Indian Institute of Technology Mandi, for the award of the degree of **Master of Science (M.S) (by Research)**, is a bonafide record of the research work done by him under my supervision. The contents of this thesis, in full or in parts, have not been submitted to any other institute or university for the award of any degree or diploma.

Dr. Satinder Kumar Sharma
(Supervisor)

School of Computing and Electrical Engineering (SCEE)
Indian Institute of Technology (IIT)- Mandi
MANDI-175001(Himachal Pradesh), India
Email: satinder@iitmandi.ac.in

Date:

Acknowledgements

First and foremost I want to sincerely thank to my family for providing me confidence, support and strong believe in me to complete my Master thesis successfully.

I sincerely would like to thanks my supervisor Dr. Satinder Kumar Sharma, Assistant Professor at School of Computing and Electrical Engineering, IIT Mandi for providing his knowledge and support at every critical situation of my research work, valuable feedbacks and motivation. I am indebted to him for his time, support and invaluable insight he has given me into integrated circuit techniques.

I am extremely thankful to God Almighty who has been so faithful and merciful in enabling me to work in cool and calm place of Himalayas to pursue my Masters' and successfully put forth this thesis.

I tremendously thank to Professor Ashutosh Sharma IIT Kanpur for allowing me to work at Nanofabrication lab, IIT Kanpur and using his lab facilities. Without his support, this research would not have been started.

Next, I would like to acknowledge the help and cooperation from Dr. Rahul Vaish, Dr. Samar Agnihotri, and Dr. Arnav Bhavsar. I would also like to thanks my research partner Mr. Robin Khosla for collaborative research discussions and support in each and every work.

Lastly I would like to thanks my friends Dr. Pawan Kumar, Mr. Mahesh Soni, Mr. Tarun Arora at Centre of Design and fabrication of Electronics Devices, School of Computing and Electrical Engineering (SCEE), IIT Mandi, H.P for helping me to use fabrication facilities.

Deepak Kumar Sharma

Abstract

Nonvolatile memories using the ferroelectric material has been studied for many years. Ferroelectric Field effect (FeFET) transistors using Metal Ferroelectric Insulator Semiconductor (MFIS) structure offers non-destructive read out and utilizes ferroelectric layer to alter the channel conductivity of semiconductor thereby producing a shift in flat band voltage whose difference is known as memory window (MW). But the ferroelectric layer used in MFIS capacitor in the past utilizes thick ferroelectric layer with a minimum thickness of the order of ~60 nm. The thickness limitation is due to higher voltage drop across the lower κ buffer layer due to which ferroelectric material is unable to polarize fully at lower gate voltages. Also, the MFIS structures reported in the literature unable to meet the long data retention requirements. In this work, we used high dielectric constant (κ) Titanium oxynitride (TiO_xN_y) as a buffer layer between Ferroelectric layer and silicon. Taking advantages of high κ of TiO_xN_y comparable voltage will be available across PZT ($\text{Pb}(\text{Zr}_{0.52}\text{Ti}_{0.48})\text{O}_3$) therefore the minimum thickness of PZT which shows sufficient polarization is used in this study.

PZT act as ferroelectric layer and high- κ titanium oxynitride (TiO_xN_y) as insulating buffer layer of various thicknesses on p-Si (100) substrate was deposited by RF magnetron sputtering technique for non-volatile ferroelectric field effect transistors (FeFETs). The best Capacitance Voltage (C-V) characteristics were obtained at 6 nm of TiO_xN_y with memory window of ~1.05 V was obtained at cyclic sweep voltage of ± 5 V. Memory window found to be dependent on sweep voltage and increases from 0.2 V at sweep voltage of ± 2 V to 1.25 V at sweep voltage of ± 6 V indicating multilevel data storage. On further increasing sweep voltage memory window found to decrease due to charge injection. The fabricated structure possesses excellent data retention upon extrapolating to 15 years. The proposed system exhibited excellent TiO_xN_y -Si interface, incomparable high breakdown field strength ~11.15 MV/cm and low leakage current density (J) ~5 $\mu\text{A}/\text{cm}^2$ at +4 V. Further Effect of constant voltage stress (CVS) on electrical characteristics of MFIS structure was investigated to study the reliability of fabricated devices. The experimental results showed trivial variation in memory window (ΔW) from 1.05 to 1V under CVS of 0 to 15V (5.76 MV/cm) at sweep voltage of ± 5 V. Also, leakage current density reduced from 5.57 to 1.94 $\mu\text{A}/\text{cm}^2$ under CVS of 5.76 MV/cm, supported by the energy band diagram. It signifies highly reliable TiO_xN_y buffer layer for Ferroelectric Random Access Memory.

Furthermore, AFM analysis shows the surface roughness of ultrathin TiO_xN_y and thin PZT films are ~ 2.54 nm and ~ 1.85 nm, respectively and result the uniform interface between substrate and metal. Micro-Raman analysis of the proposed systems confirmed the existence of TiO_xN_y along with rutile phase and perovskite phase of PZT thin films. Microstructures analysis of XRD reveals the formation of (100) and (111) orientation of PZT and TiO_xN_y , respectively.

Contents

Abstract.....	i
List of Figures.....	v
Abbreviations.....	viii
1 Introduction.....	1
1.1 MOSFET Scaling and Impact on Non Volatile Memories.....	1
1.2 Ferroelectric Memories: Working Principle.....	4
1.3 Challenges of Ferroelectric Field Effect Transistors.....	6
1.4 Literature Survey.....	9
1.5 Scope of Present Work.....	11
2 MFIS Structure Fabrication and Characterization Techniques.....	12
2.1 Introduction.....	12
2.2 Electrical Characterization.....	12
2.2.1 MOS Capacitor.....	12
2.2.2 MFIS Capacitor for FeFETs.....	16
2.2.3 Conduction Mechanism through Gate Oxide.....	18
2.2.4 Data retention Characteristics for MFIS Structure.....	19
2.2.5 Reliability Testing of Semiconductor Devices.....	20
2.3 Thin Film Deposition Techniques.....	22
2.3.1 Physical Vapor Deposition.....	22
2.3.2 Chemical Vapor Deposition.....	27
2.4 Thin Film Characterization Techniques.....	28
2.4.1 Ellipsometry.....	28
2.4.2 Atomic Force Microscopy.....	29
2.4.3 X- ray Diffraction.....	32

2.4.4	Raman Analysis	33
3	MFIS Structures Fabrication and Optimizations	35
3.1	Introduction	35
3.2	Sample Preparation	36
3.3	Device Optimization	38
3.3.1	Electrical Characteristics of Au/PZT (20 nm)/TiO _x N _y (36 nm)/Si MFIS Structure	38
3.3.2	Electrical Characteristics of Au/PZT (20 nm)/TiO _x N _y (14 nm)/Si MFIS Structure	39
3.3.3	Electrical Characteristics of Au/PZT (20 nm)/TiO _x N _y (6 nm)/Si MFIS Structure.	40
3.3.4	Electrical Characteristics of Au/PZT (20 nm)/TiO _x N _y (4 nm)/Si MFIS Structure.	41
3.4	Material Characteristics of Fabricated Devices	42
3.4.1	AFM Characteristics of Thin Films	42
3.4.2	Raman Analysis	44
3.4.3	X-ray Diffraction	46
3.5	Conclusion.....	46
4	Results and Discussions.....	48
4.1	Capacitance Voltage characteristics of MFIS structure	48
4.2	Current Density Voltage Characteristics.....	52
4.3	Data Retention Characteristics.....	53
4.4	Read/Write Time and Fatigue Characteristics of Fabricated MFIS Structure	54
4.5	Effect of Constant Voltage Stress for the reliability Analysis of MFIS structure.....	56
5	Conclusion and Prospects of future work.....	61
5.1	Conclusion.....	61
5.2	Prospects of Future Work.....	62